

AMai1_Job_1_of_1

Printed by HPS Server
for

EAST

Printer: cp4_4c04_gbjptr

Date: 02/26/02

Time: 17:13:36

Document Listing

Document	Selected Pages	Page Range
US006340629	6	1 - 6
Total (1)	6	-

The FSG films were deposited at a temperature of 400°C, respectively. The FSG films were deposited using these fourteen processes were evaluated by measuring the thickness, uniformity, stress and F concentration. Film thickness and uniformity were measured with a Prometric™ SM300 film gauge (using 49 points, with 3-mm edge exclusion, 1 standard deviation). Film stress was measured with a Flexus™ 2300 stress gauge. Fluorine concentration was obtained by Fourier transform infrared (FTIR) spectroscopy.

**HPS Trailer Page
for**

EAST

UserID: AMai1_Job_1_of_1

Printer: cp4_4c04_gbjjptr

Summary

Document	Pages	Printed	Missed
US006265321	24	24	0
Total (1)	24	24	0



US006335288B1

(12) **United States Patent**
Kwan et al.

(10) Patent No.: **US 6,335,288 B1**
(45) Date of Patent: **Jan. 1, 2002**

(54) **GAS CHEMISTRY CYCLING TO ACHIEVE
HIGH-ASPECT RATIO GAPFILL WITH
HDP-CVD**

5,302,233 A 4/1994 Kim et al. 156/636
5,314,724 A 5/1994 Tsukune et al. 427/489
5,319,247 A 6/1994 Matsuura 257/760

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

JP J6 1276-977 A 12/1986 C23C/16/50
JP 4-239750 8/1992 H01L/21/90
JP 4-341568 11/1992 C23C/16/40
WO WO 92/20833 11/1992 C23C/16/00

OTHER PUBLICATIONS

U.S. application No. 08/344,283, Mizuno, filed Nov. 22, 1994.
U.S. application No. 08/584,042, Rana et al., filed Jan. 6, 1996.
U.S. application No. 09/400,338, Xia et al., filed Sep. 21, 1999.
Usami et al. "Low Dielectric Constant Interlayer Using Fluorine-Doped Silicon Oxide", Jpn. J. Appl. Phys. vol. 33, Jan. 1994, pp. 408-412.
Lee et al. "Dielectric Planarization Techniques For Narrow Pitch Multilevel Interconnects", VMIC Conference. Jun. 1987. pp. 85-92.

(List continued on next page.)

Primary Examiner—Alexander G. Ghyka

(74) *Attorney, Agent, or Firm*—Townsend & Townsend & Crew

(75) Inventors: Michael Kwan, Redwood City; Eric Llu, Menlo Park, both of CA (US)
(73) Assignee: Applied Materials, Inc., Santa Clara, CA (US)
(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/648,395

(22) Filed: Aug. 24, 2000

(51) Int. Cl.⁷ H01L 21/311; H01L 21/469; C23C 8/00

(52) U.S. Cl. 438/694; 438/697; 438/784; 438/787; 438/788; 438/911; 427/585; 427/578; 427/579; 427/588

(58) Field of Search 438/694, 697, 438/784, 787, 788, 911; 427/585, 578, 579, 588

(56) **References Cited**


U.S. PATENT DOCUMENTS

4,468,413 A 8/1984 Bachmann 427/39
4,851,370 A 7/1989 Doklan et al. 437/225
4,872,947 A 10/1989 Wang et al. 156/643
4,892,753 A 1/1990 Wang et al. 427/38
4,894,352 A 1/1990 Lane et al. 437/238
4,960,488 A 10/1990 Law et al. 156/643
5,000,113 A 3/1991 Wang et al. 118/723
5,013,691 A 5/1991 Lory et al. 437/238
5,089,442 A 2/1992 Olmer 432/235
5,156,881 A 10/1992 Okano et al. 427/572
5,215,787 A 6/1993 Homma 427/248.1
5,271,972 A 12/1993 Kwok et al. 427/579
5,275,977 A * 1/1994 Otsubo et al. 437/235
5,279,865 A 1/1994 Chebi et al. 427/574
5,288,518 A 2/1994 Homma 427/255.1

(57) **ABSTRACT**

A method and apparatus are disclosed for depositing a dielectric film in a gap having an aspect ratio at least as large as 6:1. By cycling the gas chemistry of a high-density-plasma chemical-vapor-deposition system between deposition and etching conditions, the gap may be substantially 100% filled. Such filling is achieved by adjusting the flow rates of the precursor gases such that the deposition to sputtering ratio during the deposition phases is within certain predetermined limits.

15 Claims, 6 Drawing Sheets



□ 世 國 學 大 學 學 報

- ☐ Drafts
- ☒ ISNR:
- ☐ Pending
- ☒ Activ
- ☐ [82] lakman.in.
- ☐ Failed
- ☐ Saved
- ☐ Favorites
- ☐ Tagged (5)







USPAT US PGPUB EPD JPD DERWENT

Default operator: OR

laxman.in.

 BRS
 E4R
 Image
 Text
 HTML

	U	P	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
1	<input type="checkbox"/>	<input checked="" type="checkbox"/>	EP 883166 A	20000921	19	Depositing films on a substrate - by forming			
2	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 5744196 A	19980428	6	Low temperature chemical vapour deposition of silicon			
3	<input type="checkbox"/>	<input checked="" type="checkbox"/>	EP 721019 A	19980625	8	Very low temp. chemical vapour deposition materials,			
4	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 5492736 A	19980827	7	Fluorine-contg silicon oxide film formation on electronic			

HPS Trailer Page
for

EAST

UserID: AMai1_Job_1_of_1

Printer: cp4_5c03_gbiaptr

Summary

Document	Pages	Printed	Missed
US006090682	9	9	0
Total (1)	9	9	0

FD/13

Other methods of forming films of fluorinated silicon

oxide are taught in U.S. Pat. Nos. 5,807,785 and 5,660,895 and 5,492,736. Using, a PECVD process tetraethoxysilane (TEOS) and a fluorine-containing compound may create a layer with a dielectric constant of less than 4.0, preferably approximately 3.5. In a preferred embodiment, the fluorine compounds used are SiF_4 or C_2F_6 . Film deposition may be conducted with a Plasma Therm model VII-70 PECVD system or a Vacronics Model PECVD-2000-M. The plasma enhanced chemical vapor deposition (PECVD) of silicon oxyfluoride films may be carried out using a liquid source and oxygen as a reactive gas. Oxygen and vapors of the source are introduced into the reactor. Source material is introduced at 10–200 sccm and O_2 is introduced at between 10 and 200 sccm into the reactor. A heating element is maintained at from about 100° C. to about 600° C., and the total pressure of the reactor is from about 100 mT to about 2 Torr. Plasma power is maintained at from about 50 to about 100 watts of power by a plasma generating system. The deposition rates obtained using these conditions are from about 50 to about 250 angstroms per minute and exhibit an index of refraction of from about 1.377 to about 1.406. These indices of refraction increase with time when exposed to air. Chemical vapor deposition processes are well known to those skilled in the art and chemical vapor deposition reactors are widely commercially available. One suitable reactor is model SK-23-6-93 commercially available from Vacronics Equipment Labs of Bohemia, N.Y.

The film is then treated by exposing it to a flux of electrons. Such a treatment is performed by placing the coated substrate inside the chamber of a large area electron beam exposure system, such as that described in U.S. Pat. No. 5,003,178 to Livesay, the disclosure of which is incorporated herein by reference. This apparatus exposes the entire film to a flood electron beam flux all at once. The period of electron beam exposure will be dependent on the total dosage applied, the electron beam energy applied to the film and the beam current density. One of ordinary skill in the art can readily optimize the conditions of exposure. Preferably the electron beam exposure is done at a vacuum in the range of from about 10^{-7} to about 10^{-5} torr, and with a substrate temperature in the range of from about 20° C. to about 600° C., more preferably from about 100° C. to about 500° C. When the electron beam is used both for fluorine stabilization and surface treatment, energy will fall into the range of from about 0.5 to about 100 KeV, preferably from about 1 to about 20 KeV and more preferably from about 1 to about 8 KeV. The electron beam exposing is preferably conducted from a source which generates an electron beam current of from about 1 to about 150 mA more preferably from about 1.0 mA to about 30 mA. The electron beam dose will fall into the range of from about 1 to about 500,000 $\mu\text{C}/\text{cm}^2$, preferably from about 100 to about 10,000 $\mu\text{C}/\text{cm}^2$, and more preferably from about 100 to about 10,000 $\mu\text{C}/\text{cm}^2$. The dose and energy selected will be proportional to the thickness of the film to be processed. The appropriate doses and energies may easily be determined by those skilled in the art for the case at hand. Generally the exposure will range from about 0.5 minute to about 120 minutes, and preferably from about 1 minute to about 60 minutes. The film coated substrate may be exposed to electron beams in any chamber having a means for providing electron beam radiation to an electron beam radiation from a uniform large-area electron beam source under conditions sufficient to stabilize the full width and thickness of the fluorinated silicate film. Preferably the exposure is conducted with an

(a) applying a fluorinated silicate film onto a substrate; (b) exposing the fluorinated silicate film to electron beam irradiation under conditions sufficient to stabilize the fluorinated silicate film compared to the fluorinated silicate film prior to such exposure; (c) imagingwise patterning the fluorinated silicate film to form vias in the film extending to the substrate; (d) optionally patterning the fluorinated silicate layer to form trenches in the film; (e) depositing a metal into the vias, the optional trenches, and onto a top surface of the fluorinated silicate layer; (f) removing the metal from the top surface of the fluorinated silicate layer.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a fluorinated silicate film deposited on a substrate.

FIG. 2 shows the fluorinated silicate film being exposed by an electron beam.

FIG. 3 shows a schematic representation of an electron beam modification of fluorinated silicate.

FIG. 4 shows a schematic representation of an electron beam modification of fluorinated silicate in a Damascene process.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

As a first step in the process of the invention, a fluorinated silicate such as a fluorinated silicate glass, for example a fluorinated silicon dioxide film is deposited onto a substrate by any means known in the art.

Typical substrates are those suitable to be processed into an integrated circuit or other microelectronic device. Suitable substrates for the present invention non-exclusively include semiconductor materials such as gallium arsenide (GaAs), germanium, lithium niobate, silicon and compositions containing silicon such as silicon germanium, crystalline silicon, polysilicon, amorphous silicon, epitaxial silicon, and silicon dioxide (SiO_2) and mixtures thereof. On the surface of the substrate is an optional pattern of raised lines, such as metal, oxide, nitride or oxy-nitride lines which are formed by well known lithographic techniques. Suitable materials for the lines include silica, silicon nitride, titanium nitride, aluminum, aluminum nitride, tantalum nitride, copper, copper alloys, tantalum, tungsten and silicon oxynitride. These lines form the conductors or insulators of an integrated circuit. Such are typically closely separated from one another at distances of about 20 micrometers or less, preferably 1 micrometer or less, and more preferably from about 0.05 to about 1 micrometer.

The fluorinated silicate film may be applied to the substrate via chemical vapor deposition such as by low pressure chemical vapor deposition LPCVD, plasma-enhanced chemical vapor deposition PECVD, atmospheric pressure chemical vapor deposition APCVD, or subatmospheric chemical vapor deposition SACVD. One method of fluorinated silicon oxide film deposition is taught in U.S. Pat. No. 5,876,798 where films of fluorinated silicon oxide are deposited by means of CVD at reduced pressure using fluorinated ethoxysilane (FTES) and tetra-ethylsilane (TEOS) as the precursors, together with ozone (mixed with oxygen). A CVD reaction chamber is maintained at a temperature between about 400° C. and 500° C. and at a pressure between about 200 and 260 torr. The thickness of the deposited layer is from about 1,000 to about 20,000 Angstroms.

**HPS Trailer Page
for**

EAST

UserID: AMai1_Job_1_of_1

Printer: cp4_4c04_gbjptr

Summary

Document	Pages	Printed	Missed
US005850105	9	9	0
US005817572	27	27	0
US005792705	8	8	0
US005641712	6	6	0
Total (4)	50	50	0

(23PP)

6,121,164

9

is also invoked by the chamber manager subroutine 77a and receives a target, or setpoint, temperature parameter. The heater control subroutine 87 measures the temperature by measuring voltage output of a thermocouple located in a susceptor 12, compares the measured temperature to the setpoint temperature, and increases or decreases current applied to the lamp module 26 to obtain the setpoint temperature. The temperature is obtained from the measured voltage by looking up the corresponding temperature in a stored conversion table, or by calculating the temperature using a fourth order polynomial. When radiant lamps are used to heat the susceptor 12, the heater control subroutine 87 gradually controls a ramp up/down of current applied to the lamp. The gradual ramp up/down increases the life and reliability of the lamp. Additionally, a built-in fail-safe mode can be included to detect process safety compliance, and can shut down operation of the lamp module 26 if the process chamber 15 is not properly set up.

The above CVD system description is mainly for illustrative purposes and should not necessarily be considered as limiting the scope of the present invention. Additionally, other substrate processing equipment may be employed or variations in the above described system such as variations in susceptor design, heater design, and others are possible. For example, the wafer could be supported and heated by a resistively-heated platen. The dielectric layer and method for forming such a layer of the present invention is not necessarily limited to any specific apparatus.

II. Exemplary Structure

FIG. 2 illustrates a simplified cross-sectional view of an integrated circuit 200 according to the present invention. As shown, integrated circuit 200 includes NMOS and PMOS transistors 203 and 206. Each transistor 203 and 206 comprises a source region 212, a drain region 215 and a gate region 218. The transistors are separated and electrically isolated from each other by a field oxide region 220.

A premetal dielectric layer 221 separates transistors 203 and 206 from metal layer 240 with connections between metal layer 240 and the transistors made by contacts 224. Metal layer 240 is one of four metal layers (240, 242, 244, and 246) included in integrated circuit 200. Each metal layer is separated from adjacent metal layers by respective inter-metal dielectric layers 227, 228, and 229. Adjacent metal layers are connected at selected openings by vias 226. Deposited over metal layer 246 are planarized passivation layers 230.

While the dielectric layer of the present invention may find uses in each of the dielectric layers shown in integrated circuit 200, physical properties of the film such as its low dielectric constant and good gap-fill properties make it most useful as an insulation layer between adjacent metal layers, as shown by IMD layers 227, 228, and 229. Typically, such IMD layers are between 0.2 and 0.6 μm thick. As seen in FIG. 2, in further processing steps, vias 226 that are formed in the IMD layers also need to be filled adequately. As mentioned above, such IMD layers are often formed of a thick composite insulating layer, such as a thick USG film capped with a PECVD film, in order to manage stress. With such thick composite films used as IMD layers, problems of filling deep vias in the composite insulating layer may be encountered in some applications.

In the present invention, a halogen-doped silicon oxide film, preferably an FSG film, may be formed by a thermal SACVD process and related apparatus. The thickness of the halogen-doped silicon oxide film used for an IMD layer

10

depends on the height of the structures forming the gap to be filled. In typical applications, the deposited halogen-doped silicon oxide film thickness will be sufficient, about 60% of the height of the structures, to fill the gaps. As mentioned above, it is desirable for films used as IMD layers to have an overall low compressive stress. In contrast to thick O_3/TEOS USG films that have high tensile stress levels and require thick PECVD capping films to manage the overall intrinsic film stress, halogen-doped silicon oxide films have low compressive intrinsic stress and do not require such thick PECVD capping films to manage overall film stress and prevent film cracking. Instead, a much thinner PECVD capping layer (e.g., 1000 Å thick in some embodiments) may be used in order to produce an IMD layer (made of the FSG film and the thin PECVD capping layer) which has an overall low compressive stress. Of course, a thin PECVD capping layer may be deposited and remain on the FSG film to provide the thin composite film with low compressive stress, or a thick PECVD capping layer may be deposited on the FSG film and subjected to a CMP step to provide the thin composite film with low compressive stress. Because the capped FSG layer of the present invention is relatively thin compared to a thick capped O_3/TEOS USG layer, problems of filling deep vias in the composite insulating layer are also minimized.

It should be understood that the simplified integrated circuit 200 is for illustrative purposes only. One of ordinary skill in the art could implement the present method for fabrication of other integrated circuits such as microprocessors, application-specific integrated circuits (ASICs), memory devices, and the like.

III. Exemplary FSG Film Deposition Using SACVD

An exemplary process for depositing a film of halogen-doped silicon oxide film, such as FSG, which is suitable for use as an IMD layer having low compressive stress and relatively thin film thickness, is discussed below. The SACVD thermal process provides an FSG film having good gap-fill properties and low tensile stress at low temperatures and high deposition rates, according to preferred embodiments of the present invention.

The exemplary process deposits a film of FSG using triethoxyfluorosilane (TEFS) as a source of fluorine at a sub-atmospheric pressure. First, processor 34 controls the motor to load the substrate being processed onto susceptor 12 in vacuum chamber 15 through a vacuum-lock door and to move the substrate into processing position 14. In processing position 14, the susceptor and substrate generally are positioned about 200–600 mil from the gas distribution manifold and are preferably positioned about 250 mil from the manifold.

Once the substrate is properly positioned, processor 34 sets and maintains the pressure of the reaction chamber within a range of about 60–650 torr. Preferably, the pressure is maintained within the range of about 200–500 torr, and most preferably it is maintained at about 450 torr. Processor 34 also controls heater 26 to heat the substrate and susceptor to a temperature of between about 200–500° C. Preferably, the substrate and susceptor are heated to a temperature within the range of between about 350–450° C. and most preferably to about 400° C. This temperature range is maintained throughout the deposition.

A process gas is then introduced into the chamber from manifold 11. The process gas includes reactant gases containing fluorine, silicon, and oxygen. In a preferred

HPS Trailer Page
for

EAST

UserID: AMai1_Job_1_of_1

Printer: cp4_4c04_gbjptr

Summary

Document	Pages	Printed	Missed
US006136678	5	5	0
Total (1)	5	5	0

(19) 日本国特許庁 (JP)
(12) 公開特許公報 (A)
(11) 特許出願公開番号
特開平5-226480
(43) 公開日 平成5年(1993)9月3日

(51) Int. Cl.⁷ H 01 L 21/90
識別記号 庁内整理番号 F I
技術表示箇所
21/316 P 8518-4M
21/316 K 7735-4M


審査請求 未請求 請求項の数6(全6頁)

(21) 出願番号 特願平3-319549
(22) 出願日 平成3年(1991)12月4日
(71) 出願人 000004237 日本電気株式会社
東京都港区芝五丁目7番1号
(72) 発明者 本間 哲哉
東京都港区芝五丁目7番1号 日本電気株式
会社内
(74) 代理人 弁理士 京本 直樹 (外2名)

(54) 【発明の名称】 半導体装置の製造方法

(57) 【要約】
【目的】本発明の目的は、多層配線層間絶縁膜の低温
(200℃以下)形成とエッチバック平坦化によって信
頼性の優れた多層配線構造体の製造方法を提供すること
にある。

【構成】第1の配線層上に、圧縮圧力を有するシリコン
酸化膜を形成した後、フッ素含有シリコン酸化膜を20
0℃以下の温度で厚く(2~3.5μm)形成した後、
フオトリジスト等の平坦化膜を形成しエッチバックによ
りフッ素含有シリコン酸化膜表面を平坦化する。次に、
再び圧縮応力を有するシリコン酸化膜を形成し、所定の
位置にエッチホールを形成し、第2の配線層を形成す
る。
【効果】層間絶縁膜の一部にフッ素含有シリコン酸化膜
を用いることにより、耐クラック性、平坦性及び信頼性
が向上する。



EAST - [default1.wsp:1]

File View Edit Tools Window Help

Drafts

ISNR:

Pending

Active

L1: (11) "07211712" "07161

Failed

Saved

Favorites

Search

DBs

EPD;JPD;DERWENT

Default operator: OR

Buttons: Browse Queue Clear

Buttons: Print

Highlight all hit terms initially

"07211712" "07161705" "07050295" "05226480" "04167431"

Buttons: BRST... SAR... Image Text HTML

	U	#1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef
1	<input type="checkbox"/>	<input type="checkbox"/>	JP 07211712 A	19950811	14	FILM FORMING METHOD		
2	<input type="checkbox"/>	<input type="checkbox"/>	JP 07161705 A	19950623	14	METHOD OF FORMING INTERLAYER INSULATING FILM OF		
3	<input type="checkbox"/>	<input type="checkbox"/>	JP 07050295 A	19950221	4	MANUFACTURE OF SEMICONDUCTOR DEVICE		
4	<input type="checkbox"/>	<input type="checkbox"/>	JP 05226480 A	19930903	6	MANUFACTURE OF SEMICONDUCTOR DEVICE		438/FOR.354; 438/612
5	<input type="checkbox"/>	<input type="checkbox"/>	JP 04167431 A	19920615	9	MANUFACTURE OF SEMICONDUCTOR DEVICE		
6	<input type="checkbox"/>	<input type="checkbox"/>	EP 664560 A	19990602	20	Silicon-containing insulating film - formed by		
7	<input type="checkbox"/>	<input type="checkbox"/>	JP 07161705 A	19950623	14	Semiconductor device interlayer insulation film		
8	<input type="checkbox"/>	<input type="checkbox"/>	JP 07050295 A	19950221	4	Mfr. of semiconductor device with improved quality of		
9	<input type="checkbox"/>	<input type="checkbox"/>	EP 599730 A	19980414	26	Semiconductor device having silicon oxide film formed by		
10	<input type="checkbox"/>	<input type="checkbox"/>	JP 05226480 A	19930903	10	Mfg. a semiconductor device having a multilayered		
11	<input type="checkbox"/>	<input type="checkbox"/>	JP 04167431 A	19920615	9	Mfg. semiconductor device having insulating film - by		

Start

Regular Am...


Speaking Cl...

Inbox - Micr...

Yahoo! New...

EAST - [d...

11:46 AM



AMai1_Job_1_of_1

Printed by HPS Server
for

EAST

Printer: cp4_4c04_gbjptr

Date: 02/26/02

Time: 13:05:22

Document Listing

Document	Selected Pages	Page Range
US005850105	9	1 - 9
US005817572	27	1 - 27
US005792705	8	1 - 8
US005641712	6	1 - 6
Total (4)	50	-

EAST - [default1.wsp:1]

File View Edit Tools Window Help

Drafts

ISNR:

Pending

Active

L1: (11) "07211712" "07161"

L2: (28) "5571576"

Failed

Saved

SEARCH

DB: USPAT:US-PGPUB ☐ Epubs

Default operator: OR ☒ Highlight all hit terms initially

"5571576"

BRSL...

	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef R
1	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6149987 A	20001121	18	Method for depositing low dielectric constant oxide	427/579	427/255.37; 427/255.7;
2	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6136685 A	20001024	23	High deposition rate recipe for low dielectric constant	438/624	438/761; 438/763;
3	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6121164 A	20000919	23	Method for forming low compressive stress	438/790	438/624; 438/783;
4	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6077574 A	20000620	12	Plasma CVD process for forming a fluorine-doped	427/579	427/255.393; 427/571;
5	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6042901 A	20000328	7	Method for depositing fluorine doped silicon	427/579	427/563; 427/574;
6	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 5869149 A	19990209	12	Method for preparing nitrogen surface treated	427/579	427/535; 427/571;
7	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 5827785 A	19981027	18	Method for improving film stability of fluorosilicate	438/784	427/579; 438/789
8	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 5763021 A	19980609	4	Method of forming a dielectric film	427/579	427/255.39; 427/294;
9	<input type="checkbox"/>	<input type="checkbox"/>	US 5571576 A	19961105	12	Method of forming a fluorinated silicon oxide	427/574	204/192.37; 427/126.1;

Start

Regular Am... Speaking Cl... Inbox - Mic... Yahoo! Ne... EAST - 1:15 PM

**HPS Trailer Page
for**

EAST

UserID: AMai1_Job_1_of_1

Printer: cp4_4c04_gbjptr

Summary

Document	Pages	Printed	Missed
US006340629	6	6	0
Total (1)	6	6	0

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平7-161705

(43) 公開日 平成7年(1995)6月23日

(51) Int.Cl.⁶

H 0 1 L 21/316
21/768

識別記号

庁内整理番号

M 7352-4M

F I

技術表示箇所

H 0 1 L 21/ 90

K
P

審査請求 有 請求項の数7 OL (全 14 頁)

(21) 出願番号 特願平5-304196

(22) 出願日 平成5年(1993)12月3日

特許法第30条第1項適用申請有り 1993年6月8日、発行の「1993 PROCEEDINGS TENTH INTERNATIONAL VLSI MULTILEVEL INTERCONNECTION CONFERENCE」に発表

(71) 出願人 000004237

日本電気株式会社
東京都港区芝五丁目7番1号

(72) 発明者 本間 哲哉

東京都港区芝五丁目7番1号 日本電気株式会社内

(72) 発明者 村尾 幸信

東京都港区芝五丁目7番1号 日本電気株式会社内


(74) 代理人 弁理士 京本 直樹 (外2名)

(54) 【発明の名称】 半導体装置の多層配線層間絶縁膜の形成方法

(57) 【要約】

【目的】微細配線間隙に空洞が発生せず、平坦性に優れ、かつ、残留水分量・吸湿量の少ない多層配線層間絶縁膜の形成方法を提供する。

【構成】炭素数3以上のアルキル基を有するフルオロアルコキシシランと酸化性ガスとを用いる化学気相成長法を用いてフロー性の高いフッ素含有シリコン酸化膜405を形成し、層間絶縁膜の1部に用いる。また、炭素数1以上のアルキル基を有するフルオロアルコキシシランと酸化性ガスとを用いる化学気相成長法において、沸点が90℃以上の高沸点溶剤を添加せしめることによってフロー性の高いフッ素含有シリコン酸化膜405を形成し、層間絶縁膜の1部に用いる。



HPS Trailer Page
for
EAST

UserID: AMai1_Job_1_of_1
Printer: cp4_5c05_gbfiptr

Summary

<u>Document</u>	<u>Pages</u>	<u>Printed</u>	<u>Missed</u>	<u>Copies</u>
US006403499	14	14	0	1
US006218316	14	14	0	1
Total (2)	28	28	0	-

File View Edit Tools Window Help

☐ Drafts
☐ ISNR:
☐ BRS:
☐ Pending
☐ Active
☒ 11: (20) "5492736"
☐ Failed
☐ Saved
☐ Favorites

DB: ☐ Plurals
 Default operator: ☒ Highlight all hit terms initially

"5492736"


☒ BRS ☐ ISAR ☐ Image ☐ Text ☐ HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6153261 A	20001128	14	Dielectric film deposition employing a	427/255.393	427/255.29; 427/255.394
12	<input type="checkbox"/>	<input type="checkbox"/>	US 6083852 A	20000704	19	Method for applying films using reduced deposition	438/791	359/586; 438/676
13	<input type="checkbox"/>	<input type="checkbox"/>	US 6066569 A	20000523	6	Dual damascene process for metal layers and organic	438/717	438/723; 438/724;
14	<input type="checkbox"/>	<input type="checkbox"/>	US 6042901 A	20000328	7	Method for depositing fluorine doped silicon	427/579	427/563; 427/574;
15	<input type="checkbox"/>	<input type="checkbox"/>	US 6030706 A	20000229	12	Integrated circuit insulator and method	428/421	174/258; 361/751;
16	<input type="checkbox"/>	<input type="checkbox"/>	US 5948928 A	19990907	7	Mono, di- and trifluoroacetate substituted	556/442	
17	<input type="checkbox"/>	<input type="checkbox"/>	US 5902128 A	19990511	10	Process to improve the flow of oxide during field	438/440	
18	<input type="checkbox"/>	<input type="checkbox"/>	US 5702976 A	19971230	10	Shallow trench isolation using low dielectric	438/424	148/DIG.50; 438/427;
19	<input type="checkbox"/>	<input type="checkbox"/>	US 5571571 A	19961105	15	Method of forming a thin film for a semiconductor	427/574	427/563; 427/575;
20	<input type="checkbox"/>	<input type="checkbox"/>	US 5492736 A	19960220	7	Fluorine doped silicon oxide process	427/579	252/182.15; 252/182.3;

4:48 PM

MA^o 2/24/01

Level 1: Starting wafer is lightly doped p-type Si 4-inch wafer. There is an oxide layer which has already been grown (approximately 5000 Angstroms). This photoresist mask will be used to pattern the oxide by dipping in an oxide etchant. The oxide remaining will be used as the dopant mask for the n⁺ spin-on doping process.



BACKSIDE :

F.B. - 33.6, 31.8
 R.B. - 33.5, 31.4

Drafts Copy

ISNR:

BRS:

Pending

Active

LI: (20) "5492736"

Failed

Saved

Favorites

Search List Browse Queue Clear

DB: USPAT Plural

Default operator: OR Highlight all hit terms initially

"5492736"

BRS
ISNR
Image
Text
HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6413583 B1	20020702	17	Formation of a liquid-like silica layer by reaction of	427/249.15	427/255.37; 427/579;
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6365490 B1	20020402	10	Process to improve the flow of oxide during field	438/440	438/297; 438/439
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6340435 B1	20020122	19	Integrated low K dielectrics and etch stops	216/72	216/13; 216/17;
4	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6335273 B1	20020101	7	Surface treatment of low-K SiOF to prevent metal	438/622	257/758; 438/624;
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6324439 B1	20011127	20	Method and apparatus for applying films using reduced	700/121	118/697; 118/723E;
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6277200 B1	20010821	15	Dielectric film deposition employing a	118/697	118/715
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6271146 B1	20010807	9	Electron beam treatment of fluorinated silicate glass	438/723	216/66; 216/80;
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6265779 B1	20010724	17	Method and material for integration of	257/759	257/762; 257/763;
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6191026 B1	20010220	16	Method for submicron gap filling on a semiconductor	438/624	438/694; 438/697;
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6169023 B1	20010102	6	Method for making semiconductor device	438/623	427/255.29; 438/784;
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6153261 A	20001128	14	Dielectric film deposition employing a	427/255.393	427/255.29; 427/255.394

Start
Inbox - Microsoft...
Regular Amende...
09146839\25 Fl...
EAST - [Uneti...
4:48 PM




Fig. 2.7 Curves of C_f/C_{ox} versus doping concentration as a function of oxide thickness for silicon at $T = 300\text{ K}$.

$R =$
 $F =$